

Analysis of Leakage Power Suppression Technique for CMOS VCO in 45nm Technology

Ankit Srivastava¹, Dr. Shyam Akashe², Dr.S.R.Nigam³

¹Research scholar, ECE Department, AISECT University, Bhopal (MP) India.

²Professor, ECE Department, ITM University, Gwalior (MP) India.

³Professor, AISECT University, Bhopal (MP) India.

ABSTRACT

This paper proposed SVL self voltage level technique for the designing of VCO (voltage controlled oscillator) circuit. Certain process parameters should be taken care of while designing of oscillator. With the scaling of transistor size power consumption in the circuit is the main reason for concern for efficient performance of the circuit designed. Having modification in the circuit with techniques SVL have not only enhanced the performance of the circuit but reduced the leakage power in the circuit designed too. By applying leakage reduction techniques in the VCO circuit, efficiency in the circuit has increased with faster speed and lower noise. The circuits are simulated in cadence virtuoso tool at 45 nm technology.

Keywords: VCO, CSVCO, Ring VCO, SVL, Leakage power, leakage current.

I INTRODUCTION

VCO circuit is used in the field of communication system for the generation of the periodic signal. In the digital domain these periodic signal is used for the generation of the timing signals. While in the analog domain it is used as frequency signals. A VCO circuit is a function of voltage and frequency signal. With the change in the applied voltage apparent change in the frequency takes place. Thus VCO circuit for better and efficient performance is the main objective of the designer for designing the circuit in the changing trend of technology. VCO circuit shows linearity when plotted against voltage and frequency. VCO circuit suffers the effect of noise, speed and leakage power in the circuit. So various leakage reduction techniques are being implied the VCO circuit for better output response.

VCO circuit can be designed using various techniques like LC (Inductor-Capacitor) circuit, ring oscillator, Schmitt Trigger etc. For lower power consumption the VCO circuit is designed using the ring oscillator and current starved VCO. Among this other advantages of designing VCO using ring oscillator and CSVCO is that they are easy to design, smaller chip area and have larger signal swing. But while designing the VCO circuit uncertainty jitter should be taken into consideration. In ring oscillator VCO frequency of the circuit is proportional to delay time.

II PROPOSED CIRCUIT

While designing of any circuit, care must be taken in power consumption of the circuit. With the effect of power consumption i.e., static power and dynamic power, speed of the operation is also taken into consideration. Circuit should consume low power and must operate at high speed. SVL leakage reduction techniques are being applied in the circuit for lowering the leakage power in the circuit and for enhancing the performance in the circuit.

Different VCO circuits designed in this paper:

(a) SVL technique in Ring Oscillator VCO

(b) SVL technique in Current starved Oscillator VCO

(a) SVL technique in Ring Oscillator VCO




Fig. 1 SVL in VCO Using Ring Oscillator

SVL stands for “Self-controllable voltage level”. SVL technique is introduced to overcome the limitations of the MTCMOS technique. It is of two types, L-SVL and U-SVL. It can work separately or both can be introduced in the circuit at the same time. When the oscillator circuit is in active state then Upper Vcont = low (0) and lower Vcont = high (1), then both the sleep transistor in upper and lower part is in ON state. Due to this maximum supply voltage and minimum ground stage voltage is provided to the circuit. Thus the operating speed of the circuit is increased. When the circuit is off then Upper Vcont = high (1) and lower Vcont = low (0). Thus

minimum supply voltage and higher ground level is provided to the circuit. This will effectively decrease the leakage current in the circuit. SVL technique in VCO is shown in Fig1.

(b) SVL technique in Current starved Oscillator VCO

Self voltage level technique is applied on the Current Starved VCO circuit. The SVL circuit commonly consists of a lower SVL circuit and an upper SVL circuit. The lower SVL circuit is formed pull down n-MOSFET switch which is connected in parallel with series connected two p-MOSFET resistors. The pull down n-MOSFET switch and only one of the PMOS resistors are handled by a complement square wave clock (Clk) signal. The upper SVL circuit is formed by a pull up p-MOSFET switch which is joined in parallel with series connected two n-MOSFET resistors. The pull up p-MOSFET switch and n-MOSFET only one resistors are handled by a square wave clock (Clk) signal.

The SVL circuit (lower and upper) is used one by one on the circuit and various circuit parameters were calculated like leakage current, leakage power, noise and power consumption as shown further in simulation results. The circuit has operate in two modes first is the active mode and second is the standby mode. Active mode is the normal operational mode of the load circuit in which the upper and the lower SVL circuit which do one's best to make the load circuit of Current starved VCO act normally to produce its desired functionality. In Standby mode the load circuit avoids its normal operation.

(i) Upper SVL Technique




Fig. 2 Circuit Diagram of U-SVL Technique

In the active mode of Figure 2 when the load circuit is active, in this case upper SVL will turn ON p-MOSFET (Psw1) switch and turn OFF both n-MOSFET (Nsw1 and Nsw2) resistors. Thus the ON p-MOSFET switch will connect a direct path connection of the supply voltage Vdd to the load circuit. Hence the circuit operates in standby mode the circuit controlling is low, this low pulse as a complement in upper SVL will turn OFF p-MOSFET switch and turn ON both n-MOSFET resistors and the upper PMOS and NMOS transistor connected in series and supply voltage VDD is applied to the

transistor. The gate leakage current maybe decreases in this way.

(ii) Lower SVL Technique

In the active mode of Figure 3 the circuit will turn ON the n-MOSFET (Nsw3) switch and turn OFF both the serially connected Psw2 and Psw3 resistors. Thus ground supply is provided directly by ON n-MOSFET to the circuit for operation. On the other part standby mode as a signal are low then n-MOSFET switch is OFF and both p-MOSFET resistor turn ON connecting a ground supply to the circuit.




Fig. 3 Circuit Diagram of L-SVL Technique

(iii) Current Starved Voltage Controlled Oscillator Using Combined (LSVL + USVL)

The upper and lower SVL is applied together to the load circuit as shown in Figure 4. To give decreased supply voltage and enhance ground voltage level to the circuit in standby mode of operation and supports normal supply voltage and ground voltage in active mode.

These leakage current waveforms are used for calculating the leakage power and the total dissipated power at respective varying supply voltage.




Fig. 4 Circuit Diagram Using Combined (LSVL + USVL) Technique

III SIMULATION RESULT

(a) Leakage Power

The leakage power in the current starved VCO circuit is given as follows in Equation (1)

$$P_{\text{Leakage}} = V_{\text{DD}} \times \sum I_{\text{leakage}} \quad (1)$$

I_{leakage} = penetrating leakage current in the turn OFF transistors Leakage power which directly depends upon leakage current from CMOS implemented current starved circuit and SVL (upper and lower SVL) based current starved VCO circuit. Figure 5 reflects graphical analysis of leakage power reduction.

Table 1
Leakage Power in CSVCO

Voltage	Simple Current Starved VCO	U-SVL	L-SVL	Both(L-SVL and U-SVL)
0.7V	12.80nW	9.91nW	6.86nW	0.97nW
0.8V	17.45nW	12.7nW	8.70nW	2.34nW
0.9V	20.90nW	25.09nW	13.02nW	1.67nW
1V	26.01nW	20.95nW	14.89nW	3.99nW




Fig. 5 Graph of Leakage Power in CSVCO

(b) Leakage Current

Leakage current of the current starved VCO is calculated with the help of this equation.

$$I_{\text{leak}} = I_{\text{sub-thr}} + I_{\text{gate-ox}} \quad (2)$$

Where, $I_{\text{sub-thr}}$ = sub-threshold leakage current, $I_{\text{gate-ox}}$ = gate – oxide leakage current.

Basically leakage current is found in two ways, firstly standby mode and other one is active mode.

Table 2
Leakage Current in CSVCO

Voltage	Simple Current Starved VCO	U-SVL	L-SVL	Both(L-SVL and U-SVL)
0.7V	8.65nA	7.46nA	4.18nA	1.28pA
0.8V	12.03nA	9.85nA	7.23nA	1.89pA
0.9V	14.98nA	11.53nA	9.12nA	2.99pA
1V	26.99nA	18.21nA	11.22nA	3.59pA




Fig. 6 Graph of Leakage Current in CSVCO




Fig. 7 Leakage power waveform of Current Starved VCO using Combined (LSVL + USVL) Technique




Fig. 8 Noise Waveform of Current Starved VCO Using Combined (U-SVL and L-SVL) Technique

Table 3
of various parameters calculated for the Ring oscillator VCO

Sl. No.	Parameters	SVL in Ring Oscillator VCO
1.	Efficiency (%)	15.76
2.	Voltage Gain (dB)	0.691
3.	Delay (sec)	5.165e-9
4.	Leakage Power (pW)	5.23

IV CONCLUSION

SVL based Current starved VCO circuit is designed and simulated on cadence virtuoso tool at 45nm semiconductor node. In this paper, a new leakage reduction technique is employed to SVL based current starved VCO for performance improvement in terms of leakage, power and noise. The efficiency of the proposed leakage reduction techniques is demonstrated using USVL, LSVL and than combination of both is applied in the circuit. The SVL based current starved circuit also shows a great reduction in terms of circuit noise as the delay reduces to 31 % from the noise analyzed in conventional current starved circuit. In USVL, LSVL and combination of USVL+LSVL based current starved the leakage current observed is 1.89pA at 0.8 volt supply.

V ACKNOWLEDGEMENT

This work has been supported by ITM University, Gwalior along with the calibration cadence design system, Bangalore for providing the tools and technology for the work to be completed.

REFERENCES

[1] G. Jovanović, M. Stojčević, and Z. Stamenkovic, "A CMOS Voltage Controlled Ring Oscillator with Improved Frequency Stability," Ser. A: Appl. Math. Inform. And Mech., vol. 2, pp. 1-9, 2010.

[2] A. A. Abidi, "Phase Noise and Jitter in CMOS Ring Oscillators," pp1803-1816, IEEE Journal Of Solid-State Circuits, Vol. 41, No. 8, Aug 2006.

[3] S.Y Lee and J.Y Hsieh, "Analysis and implementation of a 0.9V voltage-controlled oscillator with low phase noise and low power dissipation," IEEE Transaction on circuit and system II, vol.5, no.7, pp.624-627, July 2008.

[4] Y. A. Eken and J. P. Uyemura, "A 5.9-GHz voltage-controlled ring oscillator in 0.18μm CMOS," IEEE J. Solid-State Circuits, vol.39, no. 1, pp. 230-233, January 2004.

[5] A. Hajimiri, S. Limotyrakis, and T. Lee, "Jitter and phase noise in ring oscillators," IEEE J. Solid- State Circuits, vol. 34, no. 6, pp. 790–804, Jun. 1999.

[6] J.-A. Hou and Y.-H.Wang, "A 5 GHz differential Colpitts CMOS VCO using the bottom PMOS cross couple current source," IEEE Microwave and Wireless Components Letters, vol. 19, no. 6, pp. 401–403, June 2009.

[7] Fernando Rangel De Sousa, "A reconfigurable high frequency phase-locked loop" IEEE transactions on instrumentation & measurement vol. 53 no. 4, pp.6-9, August 2004.

[8] T. Miyazaki, M. Hashimoto, and H. Onodera, "A Performance Comparison of PLLs for Clock Generation Using Ring Oscillator VCO and LC Oscillator in a Digital CMOS Process," *Proc. ASP-DAC*, Jan. 2004, pp. 545-546.

[9] B. Leung, "A Switching-Based Phase Noise Model for CMOS Ring Oscillators Based on Multiple Thresholds Crossing," *IEEE TCAS I*, vol. 57, no. 11, pp. 2858-2869, Nov. 2010

[10] P. K. Rout, D. P. Acharya, and G. Panda, "A Multi-objective Optimization Based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO," *IEEE Trans. Semiconductor manufacturing*, VOL. 27, NO. 1, Feb. 2014.

[11] A. A. Abidi, "Phase Noise and Jitter in CMOS Ring Oscillators," *IEEE J. Solid-State Circuits*, vol. 41, no. 8, pp. 1803-1816, Aug. 2006.

[12] Pei-Kang Tsai, Tzuen-Hsi Huang, "Integration of Current-Reused VCO and Frequency Tripler for 24-GHz Low-Power Phase-Locked Loop Applications," *IEEE Transactions on Circuits and Systems II: Express Briefs*, , vol.59, pp.199-203, Apr. 2012.