

Review of CMOS LC Voltage Controlled Oscillators

Ankit Srivastava¹, Dr. Shyam Akashe², Dr. S.R.Nigam³

¹Research Scholar, ECE Department, AISECT University, Bhopal (M.P.) India.

²Associate Professor & HOD EC Department, ITM University, Gwalior (M.P.) India.

³Professor, AISECT University, Bhopal (M.P.) India.

ABSTRACT

In this paper, we review CMOS LC Voltage Controlled Oscillators (VCO) for wireless multi-standard transceivers and wireless communications. The main parameters, such as power dissipation, Tuning range, phase noise, carrier frequency, supply voltage figure of merit (FOMt) were reviewed.

Keywords—CMOS, LC VCO, microelectronics, Nanoelectronics.

I INTRODUCTION

In recent years wireless communication market was still growing. Such situation increased the demand for low cost integrated transceivers. Because communication standards are becoming more complicated, requirements for such transceiver parameters as noise, linearity and power consumption are at the limits of technology. This forces RF IC designers to explore design trade-offs very deeply for each circuit, which makes design process much longer. This at the end has an impact on transceivers price. To help the designer, aiding tools should be created in order to make the design process easier and faster. Transceiver is the main part of the wireless system and its main function is to receive and transmit data. The basic transceiver consists of the following blocks: low noise amplifier (LNA), power amplifier (PA), down-conversion mixer, up-conversion mixer, filters and frequency synthesizer. In transceivers the phase locked loop (PLL) is mainly used as the frequency synthesizer.

A PLL is a closed-loop feedback system that sets fixed phase relationship between its output clock phase and the phase of a reference clock. A PLL is capable of tracking the phase changes that falls in this bandwidth of the PLL. A PLL also multiplies a low-frequency reference clock CK_{ref} to produce a high-frequency clock CK_{out} this is known as clock synthesis. A PLL has a negative feedback control system circuit. The main objective of a PLL is to generate a signal in which the phase is the same as the phase of a reference signal. This is achieved after many iterations of comparison of the reference and feedback signals. In this lock mode the phase of the reference and feedback signal is zero. After this, the PLL continues to compare the two signals but since they are in lock mode, the PLL output is constant.

The basic block diagram of the PLL is shown in the Figure 1. In general a PLL consists of five main blocks:

- (a) Phase Detector or Phase Frequency Detector (PD or PFD)
- (b) Charge Pump (CP)
- (c) Low Pass Filter (LPF)
- (d) Voltage Controlled Oscillator (VCO)
- (e) Divide by N Counter




Fig. 1 Basic block diagram of a PLL

Commonly two types of VCOs: ring oscillators (Ring-VCOs) and LC oscillators (LC-VCOs) are used in high-frequency PLL. The Ring-VCOs take a small area on a chip and can provide very wide tuning range but their phase noise performance is very poor when compared to LC-VCOs. LC-VCOs can operate in high frequency, but their tuning range is relatively small and on-chip inductors occupy a lot of chip area.

The schematic of basic LC-VCO is shown in Fig. 2. The LC-VCO consists of the following parts: high-quality inductor (L), varactors block, switched capacitors block, cross-coupled transistors (M1, M2) and current control block. The inductor with varactors and the switched capacitors block form a LC tank. The negative resistance of the LC-VCO is given by the transconductance of the cross coupled M1 and M2 NMOS or PMOS transistors. They generate the negative resistance to cancel the loss in the LC tank so that the circuit can enable sustained oscillation.

(a) Switched Capacitor Block- First, confirm that you have the correct template for your Frequency calibration is consisted by two steps of fine tuning and coarse tuning to widen the operating frequency range. The coarse tuning is obtained using the switched capacitor block. A switched capacitor block is used in classic design. The block consists of capacitors arrays connected in parallel, which can be turned on or off depending on the required capacity. When the blocks are switched on, the capacity is reduced, when the blocks are switched off, the capacity increases. Switches in the LC-VCOs is realized using NMOS or PMOS transistors or capacitors.




Fig. 2. Schematic of basic LC-VCO.

(b) Varactor Block- The fine tuning is obtained using the varactors block in order to get precise operation frequency. This block consists of parallel connected multi-fingered varactors. These varactors maximize the tunability of the LC-VCOs. The external voltage V_{tune} is used for varying linearly the equivalent capacitance of varactors. Basically V_{tune} control voltage can range from 0 V to ~5 V.

(c) Current Control Block-The last component of the LC-VCO is the current control block. In this block bias current is controlled by several bits. As can be seen in Fig. 2, $ictrl$ is a binary array of several independent control signals for corresponding bias current switches. Therefore, by choosing $ictrl$ signals, the LC-VCO can get various bias current values, which means that LC-VCO can adjust its power consumption to the optimum. Compared with bandgaps reference current biasing this structure has the advantage of simplicity and power consumption selection flexibility [2-4].

The paper is organized as follows: section II describes the analysis of the LC-VCOs overview; conclusions are summarized in section III.

IILC VCOS OVERVIEW

This paper provides an overview of thirty five different VCOs. All information has been compiled from IEEE Xplore digital library. The results comparison of VCOs are given in Table I and Table II . The main parameters of the VCO are: IC technology Tch . (nm), carrier frequency F_c (GHz), frequency tuning range F (%), phase noise PN (dBc/Hz), power dissipation P (mW), figure of merit $FOMI$ (dBc/Hz).

Table 1 Performance Comparison of VCOS (Micro)

Nr.	Tch. nm	F _c GHz	F, %	PN, dBc/Hz	PN _{avg} , MHz	P, mW	FOMI, dBc/Hz
[15]	350	5.88	3.91	-112	1	19.2	-166.4
[6]	250	7.45	30.76	-100	1	0.54	-189.9
[7]	250	4.89	13.05	-124	1	22	-186.7
[8]	250	3.61	6.38	-130.7	1	22.6	-184.4
[9]	180	4	47.7	-115.6	1	2.99	-196.5
[10]	180	12.77	15.74	-110.2	1	1.08	-195.9
[11]	180	1.85	9.21	-126	1	1.35	-189.3
[12]	180	13	25.62	-101.4	1	2.4	-188.1
[13]	180	18.9	1.06	-129.3	1	10	-185.3
[14]	180	1.82	10.99	-127	1	6.3	-185
[15]	180	5.52	7.52	-122	1	13.5	-182.7
[16]	180	5.56	13.81	-127	3	18	-182.3
[17]	180	12.31	28.11	-108	0.1	50	-180.9
[18]	180	3.3	21.21	-91	1	5.04	-181.8
[19]	180	5.56	13.3	-105.8	1	3.6	-176.9
[20]	180	7.65	6.54	-108.3	1	4.9	-175.4
[21]	180	26.82	1.38	-104.1	1	2.3	-172.7
[22]	180	5.23	9.76	-117.8	1	1.05	-169.5
[23]	180	2.05	53.08	-83.82	1	11.2	-155.5
[24]	130	5.71	37.69	-132.7	1	2.21	-215.9
[25]	130	3.88	37.42	-138	3	13.6	-200.4
[26]	130	13.93	13.29	-100.5	1	0.6	-188.2
[27]	130	4.9	2.5	-135.7	3	3	-183.2
[28]	130	8.58	15.51	-106.2	1	4	-182.7
[29]	130	13.75	10.51	-104.6	1	5	-181.1
[30]	130	19.48	4.88	-103	1	5	-175.6
[31]	130	6	5.33	-115	1	12.5	-174.1

Table 2
Performance Comparison of VCOS (Nano)

Nr.	Tch., nm	Fc, GHz	F, %	PN, dBc/Hz	PN@ <i>d</i> <i>f</i> , MHz	P, mW	FOM _T , dBc/Hz
[32]	90	34.34	62.12	-100.80	1	20.00	-194.37
[33]	90	5.63	45.12	-108.00	1	14.00	-184.64
[34]	90	15.06	5.84	-94.86	1	13.69	-162.39
[35]	65	1.17	83.4 4	-124.30	1	2.40	-200.28
[36]	65	3.54	34.46	-142.10	10	13.70	-192.46
[37]	65	4.50	77.78	-110.00	1	9.36	-191.17
[38]	65	6.85	27.74	-118.30	1	20.20	-190.82
[39]	65	6.85	27.74	-118.30	1	20.20	-190.82

The main parameters was separated into **micro** (Table I) and **nano** (Table II) sections in order to view the information more obviously. VCOs designed in 350–130 nm IC technology belongs in **micro** section, and VCOs designed by 90–65 nm belongs in **nano** section.

To evaluate the overall performance of the VCO, a figure-of-merit including the tuning range (FOM_T) is used.

$$FOM_T = PN(\Delta f) - 20 \log(F_c \cdot \Delta F) + 20 \log(\Delta f \cdot 10) + 10 \log(P / 1mW) \dots \dots \dots (1)$$

where $PN(\Delta f)$ is the phase noise at an offset frequency f , F_c is the carrier frequency, P is the power consumption in mW and F is a percentage of the frequency tuning range. In this paper all VCOs FOM_T values was recalculated by formula (1) and shown in Table I and Table II.

In micro technology, the lowest FOM_T is in 24th VCO ($FOM_T = -215.88$ dBc/Hz). This VCO is designed in 0.13μm IC technology.

In nano technology, The lowest FOM_T is in 35th VCO ($FOM_T = -200.28$ dBc/Hz). This VCO is designed in 65nm IC technology.

III CONCLUSION

This paper provides an overview and analysis of forty (in Table I and Table II [5]–[44]) different VCOs. Overview was separated into **micro** and **nano** sections in order to view the information more obviously. VCOs designed in 0.35 – 0.13 μm IC technology belongs **micro** section, and VCOs designed in 90 – 65 nm belongs **nano** section. The following parameters were taken into account during this analysis: IC technology **Tch.** (nm), carrier frequency **Fc** (GHz), frequency tuning range **F** (%), phase noise **PN** (dBc/Hz), power dissipation **P** (mW) and figure of merit **FOM_T** (dBc/Hz).

The lowest FOM_T in **micro** section is in 24th VCO ($FOM_T = -215.88$ dBc/Hz). This result was affected by following parameters: very low phase noise at 1 MHz offset from carrier frequency ($PN = -132.68$ dBc/Hz), low power consumption ($P = 2.21$ mW) and wide frequency tuning range ($\Delta F = 37.69$ %). This VCO was designed in 0.13 μm IC technology. The lowest FOM_T in **nano** section is in 35th VCO ($FOM_T = -200.28$ dBc/Hz). This result was affected by following parameters: low phase noise at 1 MHz offset from carrier frequency ($PN = -124.30$ dBc/Hz), low power consumption ($P = 2.4$ mW). This VCO was designed in 65 nm IC technology.

REFERENCES

- [1] V. Ma aitis, V. Barzd nas; R. Navickas, “Design of 4.48–5.89 GHz LC-VCO in 65 nm RF CMOS Technology,” Electronics and electrical engineering = Elektronika ir elektrotechnika. Kaunas : Technologija. ISSN 1392-1215. Vol 20, no.2, pp. 44–47, 2014
- [2] A. D. Berny, A. M. Niknejad, R. G. Meyer, “A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration,” IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 909–917, 2005.
- [3] D. Ham, A. Hajimiri, “Concepts and methods of optimization of integrated LC VCOs,” IEEE J. Solid-State Circuits, vol. 36, no. 6, 1. 896–909, Jun. 2001.
- [4] M. Moghavvemi, A. Attaran, “Performance Review of High-Quality-Factor, Low-Noise, and Wideband Radio-Frequency LC-VCO for Wireless Communication,” IEEE Microwave Magazine, vol. 12, no. 4, 1. 130–146, 2011.
- [5] T. Hsin-Lung, Y. Tsung-Yu, C. Hwann-Kaeo, “Low Phase Noise VCO Design With Symmetrical Inductor In CMOS 0.35- m Technology,” Microwave Conference Proceedings, vol. 2, nr. 2, pp. 4–7, 2005.
- [6] D. Martynenko, G. Fischer, and O. Klymenko. “Implementation of the ultra-low power load-independent LC VCO,” In Circuits and Systems, 2012 IEEE International Conference on, pp. 27-31. IEEE, 2012.
- [7] S. Gierkink, L., J., Levantino, S. A “Low-Phase-Noise 5-GHz CMOS Quadrature VCO Using Superharmonic Coupling,” IEEE JSSC, vol. 38, nr. 7, pp. 1148–1154, 2003.
- [8] S.Kriyang, H. P. Le, J. Singh, Y. Moghe, A. Brawley, “An on-chip low power low phase noise VCO with frequency divider for low jitter low phase noise applications,” In Circuits and Systems for Communications, 2010 5th European Conference on, pp. 149–152. IEEE, 2010.

- [9] W. To-Po, S. Y. Wang, "A low-voltage low-power low-phase-noise wide-tuning-range 0.18- μm CMOS VCO with high-performance FOM T of 196.3 dBc/Hz," In Microwave Symposium Digest, 2013 IEEE MTT-S International, pp. 1–4. IEEE, 2013.
- [10] W. To-Po, C. C. Li, "A 0.4-V 1.08-mW 12-GHz high-performance VCO in 0.18- μm CMOS," In Radio and Wireless Symposium, 2012 IEEE, 207–210. IEEE, 2012.
- [11] H. Jong-Phil, S. G. Lee, "Boosted Differential Drain-to-Source Feedback Colpitts CMOS VCO," Microwave Theory and Techniques, IEEE Transactions on 59, no. 7, pp. 1811–1821, 2011.
- [12] W. To-Po, Y. M. Yan, "A Low-Voltage Low-Power Wide-Tuning-Range Hybrid Class-AB/Class-B VCO With Robust Start-Up and High-Performance," Microwave Theory and Techniques, IEEE Transactions on 62, no. 3, pp. 521–531, 2014.
- [13] Moghadami, Siavash, Farzaneh JalaliBidgoli, and Arash Ahmadi, "Analysis and design LC cross coupled VCO regarding different phase noise approaches," In RIT and Microwave Conference, 2013 IEEE International, pp. 278–282. IEEE, 2013.
- [14] L. Shuai, X. Wang, X. Chen, X. Fan, H. Zhang, "A low-power low-noise VCO with nearly constant K_{vco} for UHF RFID transceivers," In Electron Devices and Solid State Circuit, 2012 IEEE International Conference on, pp. 1–2. IEEE, 2012.
- [15] A. Jerng, C. Sodini, "The Impact Of Device Type And Sizing On Phase Noise Mechanisms". IEEE journal of solid-state circuits. vol. 40, nr. 2, p. 360–369, 2005.
- [16] P. Kang-Chun, C. H. Lee, "Dept. of Comput. & Commun. Eng., Nat. Kaohsiung First Univ. of Sci. & Technol., Kaohsiung, Taiwan," In Microwave Conference Proceedings, 2012 Asia-Pacific, pp. 1211–1213. IEEE, 2012.
- [17] N. Takahiro, T. Masuda, K. Washio, H. Kondoh, "A push-push VCO with 13.9-GHz wide tuning range using loop-ground transmission line for full-band 60-GHz transceiver," Solid-State Circuits, IEEE Journal of 47, no. 6, pp. 1267–1277, 2012.
- [18] X. Shima, M. Chengyan, Y. A. Tianchun, "Novel 2.95–3.65 GHz CMOS LC-VCO Using Tuning Curve Compensation," Journal of Semiconductors, vol. 1, nr. 10, pp. 1–5, 2009.
- [19] H. Jhin-Fang, W. C. Lai, J. L. Yang, "Chip design of a 5.6-GHz 1-V wide tuning range frequency synthesizer with Gm-boosting Colpitts VCO for biomedical application," In Bioelectronics and Bioinformatics, 2014 IEEE International Symposium on, pp. 1–5. IEEE, 2014.
- [20] H. Jian-An, Y. H. Wang, "A 7.9 GHz low-power PMOS Colpitts VCO using the gate inductive feedback," Microwave and Wireless Components Letters, IEEE 20, no. 4, pp. 223–225, 2010.
- [21] W. To-Po, "A CMOS Colpitts VCO using negative-conductance boosted technology," Circuits and Systems I: Regular Papers, IEEE Transactions on 58, no. 11, pp. 2623–2635, 2011.
- [22] S. Yi-Pei, W. Y. Hu, J. W. Lin, Y. C. Chen, S. Sezer, S. J. Chen, "Low power Gm-boosted differential Colpitts VCO," In SOC Conference, 2011 IEEE International, pp. 247–250. IEEE, 2011.
- [23] Y. J. Jeong, Y. M. Kim, H. J. Chang, T. Y. Yun, "Low-power CMOS VCO with a low-current, high-Q active inductor," IET microwaves, antennas & propagation 6, no. 7, pp: 788–792, 2012.
- [24] A. Mohammed, Z. Hu, X. Huang, A. Alburakan, C. Muvianto, "Low-Power and Wideband LC-VCO for WiMAX in CMOS Technology," In Proceedings of the 2014 UKSim-AMSS 16th International Conference on Computer Modelling and Simulation, pp. 553–557. IEEE Computer Society, 2014.
- [25] S. Behzad, J. Cho, G. Taskov, and A. Paff, "A wide-range VCO with optimum temperature adaptive tuning," In Radio Frequency Integrated Circuits Symposium, 2010 IEEE, pp. 337–340. IEEE, 2010.
- [26] N. Tai Nghia, J. W. Lee, "Ultralow-power Ku-band dual-feedback Armstrong VCO with a wide tuning range," Circuits and Systems II: Express Briefs, IEEE Transactions on 59, no. 7, pp. 394–398, 2012.
- [27] F. Farhad, T. Brown, K. Mayaram, T. Fiez, "A 475 mV, 4.9 GHz enhanced swing differential Colpitts VCO in 130 nm CMOS with an FoM of 196.2 dBc/Hz," In Custom Integrated Circuits Conference, pp. 1–4. IEEE, 2010.
- [28] W. Wei, W. Li, N. Li, J. Ren, "An 8 to 9 GHz LC-VCO and harmonic-suppressed CML divider with low supply voltage for FMCW synthesizer," In Solid-State and Integrated Circuit Technology, 2014 12th IEEE International Conference on, pp. 1–3. IEEE, 2014.

- [29] N. T. Nghia, J. W. Lee. "A new transformer-coupled differential Armstrong VCO for very low power operation," In Solid State Circuits Conference, 2010 IEEE Asian, pp. 1–4. IEEE, 2010.
- [30] J. W. Lee, T. G. Muhammad, N. N. Tai. "A new class of low phase noise vackar VCO in CMOS technology," In Advanced Technologies for Communications, 2014 International Conference on, pp. 23–26. IEEE, 2014.
- [31] L. Jia, Y. B. Choi, W. G. Yeoh. "A 5.8-GHz VCO With Precision Gain Control," Radio Frequency Integrated Circuits. vol. 3, nr. 1, pp. 701–704, 2007.
- [32] L. Wei-Tsung, J. H. Cheng, Y. Wu, T. W. Huang. "A 23.67-to-45-GHz wide tuning range dual VCO with phase noise enhancement in 90-nm CMOS technology," In Microwave Symposium Digest, 2013 IEEE MTT-S International, pp. 1–3. IEEE, 2013.
- [33] B. Soltanian, H. Ainspan. "An Ultra-Compact Differentially Tuned 6-GHz CMOS LC-VCO With Dynamic Common-Mode Feedback," Proc. IEEE Custom Integ. Circuits. 2006, vol. 42, nr. 8, pp. 671–674, 2006.
- [34] H., Long, S. Yuan, R. Zhang, W. Li. "A 15 GHz CMOS low phase noise VCO using coupled coplanar waveguide," In Computer Research and Development (ICCRD), 2011 3rd International Conference on, vol. 3, pp. 310–313. IEEE, 2011.
- [35] L. Liheng, L. Sun, H. Gao, J. Wen. "A 0.68–1.65 GHz CMOS LC voltage-controlled oscillator with small VCO-gain and step variation," In Integrated Circuits, 2011 13th International Symposium on, 79–82. IEEE, 2011.
- [36] K. Taemin, J. Son, H. Kim, H. Shin. "A two-point tuning LC VCO with minimum variation of K VCO² for quad-band GSM/GPRS/EDGE polar transmitter in 65-nm CMOS," In SoC Design Conference, 2013 International, pp. 130–133. IEEE, 2013.
- [37] Bajestan, Masoud Moslehi, Vahid Dabbagh Rezaei, and Kamran Entesari. "A 2.75–6.25 GHz low-phase-noise quadrature VCO based on a dual-mode ring resonator in 65nm CMOS." In Radio Frequency Integrated Circuits Symposium, 2014 IEEE, pp. 265–268. IEEE, 2014.
- [38] V. Issakov, M. Wojnowski, G. Knoblinger, M. Fulde, K. Pressel, G. Sommer. "A 5.9-to-7.8 GHz VCO in 65 nm CMOS using high-Q inductor in an embedded wafer level BGA package," In Microwave Symposium Digest, 2011 IEEE MTT-S International, pp. 1–4. IEEE, 2011.
- [39] V Issakov, M. Wojnowski, G. Knoblinger, M. Fulde. "A 5.9-7.8 GHz VCO In 65 nm CMOS Using High-Q Inductor In An Embedded Wafer Level BGA Package". Microwave Symposium Digest, vol. 3, nr. 1, pp. 1–4. 2011.